

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

<b>PRE-APPEAL BRIEF REQUEST FOR REVIEW</b>		Docket Number (Optional)  BP 1907	
I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to "Mail Stop AF, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450" (37 CFR 1.8(a))  on <u>July 12, 2007</u>		Application Number  10/008,872	Filed  November 8, 2001
Signature _____		First Named Inventor  John Lin	
Typed or printed name _____		Art Unit  2188	Examiner  Duc T. Doan

Applicant requests review of the final rejection in the above-identified application. No amendments are being filed with this request.

This request is being filed with a notice of appeal.

The review is requested for the reason(s) stated on the attached sheet(s).

Note: No more than five (5) pages may be provided.

I am the

- applicant/inventor.
- assignee of record of the entire interest.  
See 37 CFR 3.71. Statement under 37 CFR 3.73(b) is enclosed.  
(Form PTO/SB/96)
- attorney or agent of record.  
Registration number 38,620.
- attorney or agent acting under 37 CFR 1.34.  
Registration number if acting under 37 CFR 1.34 \_\_\_\_\_

/Kevin L. Smith/

Signature

Kevin L. Smith, Reg. No. 38620

Typed or printed name

972-772-8836

Telephone number

July 12, 2007

Date

NOTE: Signatures of all the inventors or assignees of record of the entire interest or their representative(s) are required.  
Submit multiple forms if more than one signature is required, see below\*.

<input type="checkbox"/>	*Total of _____ forms are submitted.
--------------------------	--------------------------------------

This collection of information is required by 35 U.S.C. 132. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11, 1.14 and 41.6. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Mail Stop AF, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**  
**(Attorney Docket No. BP 1907)**

In re Application of: John Lin et al.

Serial No. 10/008,872

Filed: November 8, 2001

For: Master to Multi-Slave  
Asynchronous Transmit FIFO

Group No./AU: 2188

Examiner: Duc T. Doan

Mail Stop AF  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

**CUST. NO: 51,472**

**ARGUMENT ACCOMPANYING THE**  
**PRE-APPEAL BRIEF REQUEST FOR REVIEW**

Sir:

Submitted with the Pre-Appeal Brief Request for Review are these arguments and remarks, which are being filed with the filing of a notice of appeal, accompanied by the appropriate fee, and before the filing of an appeal brief. A final office action had been mailed April 13, 2007, in which claims 1, 3-7, 11-17, and 20-22 stood rejected as being unpatentable as obvious under 35 USC § 103(a).

The rejections generally stem from the hypothetical combination of US Published Application 2002/0183013 to Auckland et al (“Auckland”), in view of US Patent No. 5968143 to Chisholm et al (“Chisholm”), and further in view of U.S. Patent No. 6,434,630 to Micalizzi Jr, et al (“Micalizzi”). (*See* Final Office Action mailed April 13, 2007 [*hereinafter* Final Office Action]).

**1. Background**

Application 10/008,827 involves memory structure improvements addressing resource allotment and transmission delays present in wireless transmission environments, such as, for example, in master-to-multi-slave wireless transmission environments. (*See* Specification at p. 7, ll. 11-26 through p. 8, ll. 1-7). That is, Applicant’s recited “method is advantageous in that, when coupled with the described structures herein, it facilitates a FIFO architecture in a master-multi-slave environment in which the size of the FIFO structure is minimized because the FIFO structure is used to contain pointer addresses rather

than actual blocks of data.” (Specification at p. 16, *ll. 4-19*). For re-transmission flexibility, a “flexible structure is presented in which FIFO integrity or ordering may be achieved while minimizing the size of a FIFO memory structure.” (Specification at p. 22, *ll. 9-12*).

Accordingly, Applicant’s Independent Claim 1 recites, *inter alia*, a “*wireless transceiver device*, comprising: . . . a plurality of command blocks formed within a memory structure, the command blocks *include addresses of data blocks* stored within random access memory and a memory portion for storing *an indicator* for indicating whether a command block of the plurality of command blocks is in use.” (emphasis added).

Applicant’s Independent Claim 7 recites, *inter alia*, a “method for storing and transmitting data, comprising: . . . storing a pointer that corresponds to the data block in a first in, first out (FIFO) memory structure, the pointer includes an address of a command block; storing an address of the data block in the command block; and *setting an indicator signal* in a defined memory location, wherein the indicator signal indicates that the data block address stored in the command block is for data *that has yet to be successfully transmitted and that the command block is busy.*” (emphasis added).

Applicant’s Independent Claim 17 recites, *inter alia*, a “memory structure formed within a baseband processing system, comprising: a random access memory portion for storing data blocks that are to be transmitted in a first in, first out (FIFO) order; and a FIFO memory structure for storing pointers that correspond to the data blocks stored in the random access memory portion; a plurality of command blocks defined within the random access memory portion wherein *each command block is for specifying an address of a data block that is to be transmitted*; and a defined memory portion for storing *command block indicators* for each command block, wherein the command block indicators specify whether its corresponding command block includes the address of a data block that *has yet to be transmitted successfully.*” (emphasis added).

**2. *Prima Facie* case under 35 U.S.C. § 103(a) lacks some suggestion or motivation to combine the reference teachings**

To establish a prima facie case of obviousness, three basic criteria must be met. First, there must be some suggestion or motivation, either in the references themselves or in the knowledge generally available to one of ordinary skill in the art, to modify the reference or to combine reference teachings. Second, there must be a reasonable expectation of success. Finally, the prior art reference (or references when combined) must teach or suggest all the claim limitations. The teaching or suggestion to make the

claimed combination and the reasonable expectation of success must both be found in the prior art, and not based on applicant's disclosure. MPEP § 2142, p. 2100-125 (Rev. 5, August 2006) (citations omitted); *see In re Rouffet*, 149 F.3d 1350, 1357 (Fed. Cir. 1998) ("[T]o use the claimed invention itself as a blueprint for piecing together elements in the prior art to defeat the patentability of the claimed invention . . . would be 'an illogical and inappropriate process by which to determine patentability.'").

a. ***the reconfigurable analog RF hardware of Auckland does not recite memory structures for data transmission***

Auckland relates to an "analog RF hardware in the front ends of personal and mobile communication radios that is reconfigurable for a variety of air interface standards." (Auckland ¶ 0048). In this regard, Auckland simply recites *memory in an operational usage* for RF portion 600 configurations, which includes a "controller 614 may be dedicated to controlling the RF front end of the radio, including functions such as modulation, demodulation, encoding and decoding. In a software definable radio, where the radio hardware is fixed but may be customized by on-board *software during operation to allow the radio to operate in conjunction with a particular air interface standard or on a particular frequency band, the customization operation may be controlled by the controller 614.*" (Auckland ¶¶ 0077, 0090; *see Figure 6*) (emphasis added). As background, Auckland notes generally that a "DSP 108 may include other associated logic circuitry and memory for data storage." (Auckland ¶ 0003).

The Office Action mailed January 23, 2006, noted that "Auckland does not describe the memory structure for storing addresses for accessing data blocks." (Final Office Action at p. 8). Further, Auckland pays passing, if any, attention to data access. Instead, Auckland recites antenna configuration techniques (see, e.g., Auckland Claim 1), and radio configuration techniques (see, e.g., Auckland Claim 15; cf. Auckland ¶ 0143 ("Other components of the radio may access data in the memory over a system bus or other communication means.")). Accordingly, Applicant respectfully submits that the Office Action uses the radio corollary in Auckland for the hypothetical combination of the cited references, but simply, Auckland does not recite an interaction of data memory and data transmission.

b. ***the command block transfer device of Chisholm recites a FIFO buffer for command block storage, which is distinguishable from, inter alia, a wireless transceiver device with command blocks including addresses of data blocks***

Chisholm relates to the "transfer of command blocks between two processing units communicating over an expansion bus." (Chisholm 1:16-17). In this regard, Chisholm's Summary of the

Invention recites a “*command block transfer controller* [that] is responsive to the transfer start signal written by the host processing unit to start a command transfer for retrieving a command block from a corresponding host memory portion without local processing unit intervention.” (Chisholm 3:1-4) (emphasis added).

Further, the device of Chisholm relates to the handling of the command blocks to local processing sides within a personal computer, not with data handling for wireless transmission. For example, Chisholm recites that “[during] a *command block transfer* from the host processing side 110 to the local processing side 120, the FIFO buffer 326 receives and temporarily stores the *command block* from the host DMA state machine 322 and provides such *temporarily stored command block* to the local DMA state machine 324 to be stored in a *command block portion* of the local memory.” (Chisholm 5:16-22).

The command block of Chisholm “includes a command portion and a command address portion appended thereto.” (Chisholm Claim 2). The “command address portion [of Chisholm] includes a chain enable information indicating whether another command block is chained to the transferred command block.” That is, Chisholm recites command control between components of a personal computer. Further, the dissimilar command blocks of Chisholm do not include “addresses of data blocks stored within random access memory and a memory portion for storing an indicator for indicating whether a command block of the plurality of command blocks is in use.” (see, e.g., Applicant’s Claim 1).

c. ***the host adaptor device of Micalizzi recites interrupt management techniques, not the use of command blocks with addresses of data blocks and indicators for command blocks***

Micalizzi relates “to a host adapter which reduces the number of input/output (I/O) completion interrupts generated from the host adapter to a host microprocessor.” (Micalizzi 1:9-12). That is, Micalizzi is a device to increase processor performance by “combining successful I/O completion reports and reducing the number of interrupts, the host adapter reduces the overhead incurred in servicing interrupts for successfully completed I/O requests. This reduces the amount of processing time (‘I/O bound’ time) and power spent by the host microprocessor in *processing interrupts from the adapter*, and creates more time and power for the host microprocessor to *process user applications*. In one embodiment of the present invention, the amount of time and/or resources (e.g., power) spent by the host microprocessor in servicing interrupts (CPU utilization) is decreased by 20%.” (Micalizzi 2:5-15). Micalizzi does not address command blocks with addresses of data blocks and indicators for command blocks.

**3. Conclusion**

Applicant respectfully submits that a *prima facie* case of obviousness has not been set out. There is no suggestion or motivation to modify the reconfigurable RF front end of Auckland with the intra-device command block transfer of Chisholm, and further with the interrupt reduction of Micalizzi to achieve Applicant's claimed invention. Further, the cited references do not teach or suggest all the limitations of Applicant's claimed invention. Applicant respectfully requests that the rejection to Independent Claim 1 and Claims 3, 5, and 6 that depend therefrom, to Independent Claim 7 and Claims 11-16 that depend directly or indirectly therefrom, and to Independent Claim 17 and Claims 20-22 that depend directly or indirectly therefrom, be withdrawn.

As a result of the foregoing, the Applicant respectfully submits that Claims 1, 3, 5-7, 11-17, and 20-22 in the Application are in condition for allowance, and respectfully requests allowance of such Claims.

If any issues arise, or if the Examiner has any suggestions for expediting allowance of this Application, the Applicant respectfully invites the Examiner to contact the undersigned at the telephone number indicated below or at [ksmith@texaspatents.com](mailto:ksmith@texaspatents.com).

The Commissioner is hereby authorized to charge any additional fees connected with this communication or credit any overpayment to Garlick Harrison & Markison Deposit Account No. 50-2126 (Reference BP 1907).

Respectfully submitted,

**Date: July 12, 2007**

**/Kevin L. Smith/**  
Kevin L. Smith, Reg. No. 38,620  
Attorney for Applicant

**Garlick Harrison & Markison**  
P.O. Box 160727  
Austin, TX 78716-0727  
(972) 772-8836/office  
(972) 772-5033/facsimile